



제 30회 한국반도체학술대회

The 30th Korean Conference on Semiconductors

2023년 2월 13일(월)~ 15일(수) | 강원도 하이원리조트(그랜드호텔 컨벤션타워)

2023년 2월 15일(수), 10:45-12:30

Room L (다이아몬드 II, 6층)

G. Device & Process Modeling, Simulation and Reliability 분과 [WL2-G] Characterization and Compact Model

좌장: 우지용 교수(경북대학교), 김성호 교수(세종대학교)

<p>WL2-G-1 10:45-11:00</p>	<p>TCAD Analysis of Low Resistance Ohmic Contacts to 2DEG Structures Sethu Merin George, I.G Lee, H.B Jo, and Dae-Hyun Kim <i>School of Electronics Engineering, Kyungpook National University</i></p>
<p>WL2-G-2 11:00-11:15</p>	<p>Modeling and Characterization of Contact and Spreading Resistances in Vertical 3D Silicon FET with Asymmetric Structure Jae Wook Yoo¹, Ji-Man Yoo², Hong Seung Lee¹, Hyeon Jun Song¹, Seongbin Lim¹, Jo-Hak Jung¹, Kihyun Kim¹, Keun Heo¹, Yang-Kyu Choi², and Hagyoul Bae¹ <i>¹Jeonbuk National University, ²KAIST</i></p>
<p>WL2-G-3 11:15-11:30</p>	<p>On the Universality of Drain-induced-barrier-lowering in FETs Su-Min Choi¹, Wan-Soo Park¹, Ji-Hoon Yoo¹, Hyo-Jin Kim¹, Hyuk-Min Kwon², Takuya Tsutsumi³, Hiroki Sugiyama³, Hideaki Matsuzaki³, Jang-Kyoo Shin¹, Jae-Hak Lee¹, and Dae-Hyun Kim¹ <i>¹Kyungpook National University, ²Polytechnics, ³NTT Co.</i></p>
<p>WL2-G-4 11:30-11:45</p>	<p>Automatic Prediction of MOSFET Threshold Voltage Using Machine Learning Algorithm DongGeun Park¹, Seoyeon Choi¹, Min Jung Kim¹, Seain Bang¹, Jungchun Kim¹, Seunghee Jin¹, Ki Seok Huh¹, Donghyun Kim¹, Jerome Mitard², Chul Han¹, and Jae Woo Lee¹ <i>¹Department of Electronics and Information Engineering, Korea University, ²Imec</i></p>
<p>WL2-G-5 11:45-12:00</p>	<p>Extraction Technique for Characteristic Parameters in Si MOSFETs through the Dual Sweep Current-to-Transconductance Ratio Ju Young Park, Han Bin Yoo, Haesung Kim, Ji Hee Ryu, Seung Hyeop Han, Jong-Ho Bae, Sung-Jin Choi, Dae Hwan Kim, and Dong Myong Kim <i>Kookmin University</i></p>
<p>WL2-G-6 12:00-12:15</p>	<p>Strategies for Generating Data-efficient Neural Compact Model Using Measured MOSFET Data Kyung Jin Rim¹, Kyungmin Kim¹, Haesung Kim², Ha Neul Lee², Junseong Park², Dong Myong Kim², Jong-Ho Bae², Chanwoo Park¹, and Soogine Chong¹ <i>¹Alsemy Inc., ²School of Electrical Engineering, Kookmin University</i></p>
<p>WL2-G-7 12:15-12:30</p>	<p>Development of In-House Compact Model for Multigate MOSFETs Using the Verilog-A Seong-Min Han, Kwang-Woon Lee, and Sung-Min Hong <i>School of Electrical Engineering and Computer Science, GIST</i></p>